

Title	Page
Cover Sheet	1
Block Diagram	2
Device Map	3
GPIO Table	4
Clock Distribution	5
CPU:LGA 1156	6 - 12
DDR III DIMM	13 - 17
Clock-Gen Realtek RTM875N-606	18
INTEL-IBEXPEAK PCH	19 - 26
IO-Fintek F71882	27
PCIE X16 SLOT	28
TPM	29
PCIE X1 SLOT	30
PCI Slot/ONFI Slot	31
LAN-Intel WG82578DC	32
LAN-RTL8111DL	33
Audio Codec ALC888S	34, 35
VGA	36
DVI transfer	37
FAN Control	38
USB Power/USB Conn.	39, 40
ACPI Controller	41, 42
ME Power 1P05	43
DDR Power	44
CPU Power (VCCP/VGUP/VTT) & PCH Power	45~ 48
ATX PWR-Connector/LED	49
CPU/PCH XDP	50
Manual & Option parts	51
Power Map/History	52, 53

MS-7619 Ver: 1.0 uATX(244mm X 244mm)

CPU:
INTEL -Clarkdale/Lynnfied LGA 1156

System Chipset:
INTEL-IBEXPEAK PCH

OnBoard Chipset:
Clock Gen:Realtek RTM875N-606
HD Audio Codec:RTL888S-VC
LAN:RTL8111DL 10/100/1000
LAN:INTEL 82578 10/100/1000
IO: Fintek F71882
Flash ROM: 32 Mb SPI (CHIP)


Main Memory:
DDRIII (1066/1333MHz) * 4 (Dual Channel)

Expansion Slots:
PCI Express (X16) Slot * 1
PCI Express (X1) Slot * 2
ONFI Slot *1

PWM:
Controller:ON NCP5395 4-Phase -- 95W

Other:
SATA(SATA2-300MB/s) *5
eSATA(SATA2-300MB/s) *1
USB2.0 *12 (Rear*4 / Front*8)
on BOARD BUZZER

D-SUB *1
DVI PORT*1



DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 2 CH-A	10100001B	MEM_MA_CLK_H2/L2 MEM_MA_CLK_H3/L3
DIMM 1 CH-A	10100000B	MEM_MA_CLK_H0/L0 MEM_MA_CLK_H1/L1
DIMM 4 CH-B	10100011B	MEM_MB_CLK_H2/L2 MEM_MB_CLK_H3/L3
DIMM 3 CH-B	10100010B	MEM_MB_CLK_H0/L0 MEM_MB_CLK_H1/L1

TABLE 9-1

USB PORT MAPPING (SUBJECT TO CHANGE)

Controller	Port	Destination	Fused	ESD Pads	Bulk Cap	Over-Current Detection
UHCI #1, EHCI #1	Port 0	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
	Port 1	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
	Port 2	Internal (Media Reader - P150)	Yes	Yes	No	Yes
UHCI #2, EHCI #1	Port 3	Internal (Media Reader - P150)	Yes	Yes	No	Yes
	Port 4	Front I/O	Yes	Yes	No	Yes
UHCI #3, EHCI #1	Port 5	Front I/O	Yes	Yes	No	Yes
	Port 6	Front I/O	Yes	Yes	Yes	Yes
UHCI #4, EHCI #2	Port 7	Front I/O	Yes	Yes	Yes	Yes
	Port 8	Rear I/O	Yes	Yes	Yes	Yes
UHCI #5, EHCI #2	Port 9	Rear I/O	Yes	Yes	Yes	Yes
	Port 10	Rear I/O	Yes	Yes	Yes	Yes
UHCI #6, EHCI #2	Port 11	Rear I/O	Yes	Yes	Yes	Yes
	Port 12	Rear I/O	Yes	Yes	Yes	Yes
UHCI #7, EHCI #3	Port 13	Rear I/O	Yes	Yes	Yes	Yes

Table 24-5. Power Delivery Summary for Intel® Management Engine

Rail	Sx/ M3	Sx/ Moff	Sx/ Moff /ME WOL	Source	Enabled By	Power OK Indicator	What This Rail Powers
Common							
5 V DUAL ¹	On	On	On	5 V STBY (Sx) 5 V Main (S0)			• 1.5 VDDQ • 1.8 LAN
1.5 VDDQ	On	S3 ²	S3 ²	5 V DUAL	SLP_S4#		• DRAM
3.3 CK505				3.3 V Main	CKPWRGD		• CK505
1.05/1.1 VCORE				1.5 VDDQ		PWROK	• Ibex Peak
M3 Support + Intel® 82577							
1.05/1.1 ME	On			5 V STBY	SLP_M#	MEPWROK	• ME • Local RAM
3.3 LAN 1.8/1.2 LAN	On	On	On	3.3 V STBY	SLP_LAN#	SLP_LAN# + 40 sec	• Intel® 82577
3.3 SPI	On			3.3 V STBY	SLP_M#	MEPWROK	• SPI flash • Ibex Peak SPI interface
VCCLAN	On			5 V DUAL	SLP_M#	LAN_RST# (tie to MEPWROK) ³	• Integrated LAN controller in Ibex Peak
No M3 Support + Intel® 82577							
1.05/1.1 ME				1.05 V Ibex Peak	SLP_M#	MEPWROK	• ME • Local RAM
3.3 LAN 1.8/1.2 LAN		On	On	3.3 V STBY	SLP_LAN#	SLP_LAN# + 40 sec	• Intel® 82577
3.3 SPI				3.3 V Main	SLP_M#	MEPWROK	• SPI flash • Ibex Peak SPI interface
VCCLAN				1.05 V Ibex Peak	SLP_M#	LAN_RST# (tie to PWROK) ³	• Integrated LAN controller in Ibex Peak
No M3 Support + no Intel® 82577							
1.05/1.1 ME				1.05 V Ibex Peak	SLP_M#	MEPWROK	• ME • Local RAM
3.3 SPI				3.3 V Main	SLP_M#	MEPWROK	• SPI flash • Ibex Peak SPI interface
VCCLAN				Grounded			

Notes:

1. 5 V DUAL should be powered by 5 V STBY in S3, S4, S5. This rail should be powered by 5 V main in S0. This is because the 5 V STBY rail does not typically support high current.

2. Memory is in self-refresh in S3. No transactions to memory are occurring in this power state.

3. Check Ibex Peak Platform Reset Considerations for more details.

GPIO	POWER	I/O	Trace Name	Implementation
GPIO0	Main	I	BM_BUSY#	An external pull-up resistor to VCC3
GPIO1	Main	I		An external pull-up resistor to VCC3
GPIO2	Main	I	PIRQ#E	See PCA Spec.
GPIO3	Main	I	PIRQ#F	See PCA Spec.
GPIO4	Main	I	PIRQ#G	See PCA Spec.
GPIO5	Main	I	PIRQ#H	See PCA Spec.
GPIO6	Main	I		An external pull-up resistor to VCC3
GPIO7	Main	I		An external pull-up resistor to VCC3
GPIO8		O	PCH_GPIO8	
GPIO9	Standby	I	OC#5	An external pull-up resistor to 3VSB
GPIO10	Standby	I	USB_OC#6	An external pull-up resistor to 3VSB
GPIO11	Standby	I	PCH_SMBALERT#	An external pull-up resistor to 3VSB
GPIO12	Standby	I	LAN_DISABLE_N	An external pull-up resistor to 3VSB_LAN
GPIO13	Standby	O	USB_MODE	An external pull-up resistor to 3VSB
GPIO14	Standby	I	USB_OC#7	An external pull-up resistor to 3VSB
GPIO15	Standby	O	SPL_HOLD_GPO#	An external pull-up resistor to 3VSB
GPIO16	Standby	I	SATA4GP_PU	An external pull-up resistor to 3VSB
GPIO17	Main	I		An external pull-up resistor to VCC3
GPIO18	Main	O	PCH_GP18	An external pull-up resistor to VCC3
GPIO19	Main	O	SATA1GP_PU	An external pull-up resistor to VCC3
GPIO20	Main	O	PCH_GP20	An external pull-up resistor to VCC3
GPIO21	Main	O	SATA0GP_PU	An external pull-up resistor to VCC3
GPIO22	Main	I	SCLOCK	An external pull-up resistor to VCC3
GPIO23	Main	I	LDRQ1#	An reserved external pull-up resistor to VCC3

GPIO	POWER	I/O	Trace Name	Implementation
GPIO24	Standby	I	GPIO24	An external pull-up resistor to 3VSB
GPIO25	Standby	I	PCICLK_RQ3#	An external pull-up resistor to 3VSB
GPIO26	Standby	I	LED_SW	An external pull-up resistor to 3VSB
GPIO27	Standby	I	PCH_GPIO27	An external pull-up resistor to 3VSB
GPIO28	Standby	O	PCH_GP57	An external pull-up resistor to 3VSB
GPIO29	Standby	O	SLP_LAN#	
GPIO30	Standby	I	SUS_PWR_ACK	An external pull-up resistor to 3VSB
GPIO31	Standby	I	LAN_LED_GPIO	An external pull-up resistor to 3VSB
GPIO32	Standby	O	SPL_WP#	An external pull-up resistor to 3V_ME
GPIO33		I	PCH_GPIO33	An external pull-down resistor to ground
GPIO34	Standby	I	STP_PCI#	An external pull-up resistor to 3VSB
GPIO35			NC	
GPIO36	Main	O	SATA2GP_PU	An external pull-up resistor to VCC3
GPIO37	Main	O	SATA3GP_PU	An external pull-up resistor to VCC3
GPIO38	Main	I	PCH_GPIO38	An external pull-up resistor to VCC3
GPIO39	Main	I	PCH_GPIO39	An external pull-up resistor to VCC3
GPIO40	Standby	I	OC#1	An external pull-up resistor to 3VSB
GPIO41	Standby	I	OC#2	An external pull-up resistor to 3VSB
GPIO42	Standby	I	OC#3	An external pull-up resistor to 3VSB
GPIO43	Standby	I	OC#4	An external pull-up resistor to 3VSB
GPIO44	Standby	I	PCH_GP144	An external pull-up resistor to 3VSB
GPIO45	Standby	I	PCH_GP145	An external pull-up resistor to 3VSB
GPIO46			PCH_GP146	
GPIO47			PCH_GP147	
GPIO48	Main	I	PCH_GPIO48	An external pull-up resistor to VCC3

GPIO	POWER	I/O	Trace Name	Implementation
GPIO49	Main	O	SATA5GP_PU	An external pull-up resistor to VCC3
GPIO50	Main	I	PREQ#1	An external pull-up resistor to VCC3
GPIO51	Main	O	PGNT#1	An external pull-up resistor to VCC3
GPIO52	Main	I	PREQ#2	An external pull-up resistor to VCC3
GPIO53	Main	O	PGNT#2	
GPIO54	Main	I	PREQ#3	An external pull-up resistor to VCC3
GPIO55	Main	O	PGNT#3	
GPIO56	Standby	I	PCH_GP156	An external pull-up resistor to 3VSB
GPIO57	Standby	I	TPM_PP	An external pull-up resistor to 3VSB
GPIO58	Standby	I	PCH_SML1ALERT#	An external pull-up resistor to 3VSB
GPIO59	Standby	I	OC#0	An external pull-up resistor to 3VSB
GPIO60	Standby	I	PCH_SML0ALERT#	An external pull-up resistor to 3VSB
GPIO61		O	GPIO61	
GPIO62		O	SUSCLK	
GPIO63			NC	
GPIO64			TP	
GPIO65			TP	
GPIO66			TP	
GPIO67			TP	
GPIO72	Standby	I	GPIO72	An external pull-up resistor to 3VSB
GPIO73	Standby	O	PCIECLK_RQ0#	An external pull-up resistor to 3VSB
GPIO74	Standby	I	PCH_SML1ALERT#	An external pull-up resistor to 3VSB
GPIO75	Standby	I	PCH_SML1DATA	An external pull-up resistor to 3VSB



CK505

PCICLK_LOOP

BCLK(133M)

DMI(100M) GEN2

SATA(100M)

DOT(96M)

REF(14.318M)

PCH

BCLK(133M)

DMI(100M) GEN2

PCIECLK(100M) GEN2

PCIECLK(100M) GEN2

PCIECLK(100M) GEN2

PCIECLK(100M) GEN2

PCICLK(33M)

CPU

CPU

PCIE_X16 SLOT

PCIE_X1 SLOT

RTL GBLAN

INTEL GBLAN

SIO

14.318M XTAL



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B


Size
Custom

Document Description
Clock Distribution


Rev
V10

Date: Wednesday, August 19, 2009

Sheet 5 of 53



2. Processors specified for use with a 65W07 capable thermal solution. Refer to the *Clarkdale Processor, Havendale Processor & Lynnfield Processors and LGA1156 Socket Thermal/Mechanical Specifications and Design Guidelines* for a list of SKUs.
3. Processors specified for use with a 95W07 (or 65W07) capable thermal solution. Refer to the *Clarkdale Processor, Havendale Processor & Lynnfield Processors and LGA1156 Socket Thermal/Mechanical Specifications and Design Guidelines* for a list of SKUs.



Signal Name	Description	Direction	Type
ISENSE	Current sense from VRD11.1 Compliant Regulator to the processor core.	I	Analog

CFG	H	L	DESCRIPTION
0	SEE PEG CONFIG TABLE		PEG SEL0
1	SEE PEG CONFIG TABLE		PEG SEL1
2	SEE PEG CONFIG TABLE		PEG SEL2
3	NORM	REVERSED	PEG LANE REVERSAL
4	DISABLE	ENABLED	DP PRESENCE
5			



Size C	Document Description CPU-CLK/Control/MISC	Rev V10
-----------	---	------------

13,14 MEM_MA_DATA[63..0]

13,14 MEM_MA_ADD[15..0]

13,14 MEM_MA_WE_L
13,14 MEM_MA_CAS_L
13,14 MEM_MA_RAS_L

13,14 MEM_MA_BANK0
13,14 MEM_MA_BANK1
13,14 MEM_MA_BANK2

13 MEM_MA_CS_L0
13 MEM_MA_CS_L1
14 MEM_MA_CS_L2
14 MEM_MA_CS_L3

13 MEM_MA_CKE0
13 MEM_MA_CKE1
14 MEM_MA_CKE2
14 MEM_MA_CKE3

13 MEM_MA_ODT0
13 MEM_MA_ODT1
14 MEM_MA_ODT2
14 MEM_MA_ODT3

13 MEM_MA_CLK_H0
13 MEM_MA_CLK_L0
13 MEM_MA_CLK_H1
13 MEM_MA_CLK_L1
14 MEM_MA_CLK_H2
14 MEM_MA_CLK_L2
14 MEM_MA_CLK_H3
14 MEM_MA_CLK_L3

13,14,15,16 DDR3_DRAMRST#

C198
X_100p/50V/NPO/4

CPU1A

MEM_MA_ADD0 AW18
MEM_MA_ADD1 AY15
MEM_MA_ADD2 AV15
MEM_MA_ADD3 AU15
MEM_MA_ADD4 AW14
MEM_MA_ADD5 AV13
MEM_MA_ADD6 AV14
MEM_MA_ADD7 AW13
MEM_MA_ADD8 AU14
MEM_MA_ADD9 AW12
MEM_MA_ADD10 AT18
MEM_MA_ADD11 AU13
MEM_MA_ADD12 AW11
MEM_MA_ADD13 AU24
MEM_MA_ADD14 AT11
MEM_MA_ADD15 AR11

MEM_MA_WE_L AT22
MEM_MA_CAS_L AU22
MEM_MA_RAS_L AT20

MEM_MA_BANK0 AV20
MEM_MA_BANK1 AU19
MEM_MA_BANK2 AU12

MEM_MA_CS_L0 AV21
MEM_MA_CS_L1 AW24
MEM_MA_CS_L2 AU21
MEM_MA_CS_L3 AU23

MEM_MA_CKE0 AU10
MEM_MA_CKE1 AU10
MEM_MA_CKE2 AV10
MEM_MA_CKE3 AY10

MEM_MA_ODT0 AV23
MEM_MA_ODT1 AV24
MEM_MA_ODT2 AW23
MEM_MA_ODT3 AY24

MEM_MA_CLK_H0 AR22
MEM_MA_CLK_L0 AR21
MEM_MA_CLK_H1 AP18
MEM_MA_CLK_L1 AN18
MEM_MA_CLK_H2 AN21
MEM_MA_CLK_L2 AP21
MEM_MA_CLK_H3 AP19
MEM_MA_CLK_L3 AN19

DDR3_DRAMRST# AV8

AK22
AM22
AL23
AK23

AL10
AM10

AP10
AN10
AR11
AP11
AK9
AL9
AK11
AM11

DDR_A

1 OF 12

SA_DQS[0]
SA_DQS[0]
SA_DM[0]
SA_DQ[0]
SA_DQ[1]
SA_DQ[2]
SA_DQ[3]
SA_DQ[4]
SA_DQ[5]
SA_DQ[6]
SA_DQ[7]

SA_DQS[1]
SA_DQS[1]
SA_DM[1]

SA_DQ[8]
SA_DQ[9]
SA_DQ[10]
SA_DQ[11]
SA_DQ[12]
SA_DQ[13]
SA_DQ[14]
SA_DQ[15]

SA_DQS[2]
SA_DQS[2]
SA_DM[2]

SA_DQ[16]
SA_DQ[17]
SA_DQ[18]
SA_DQ[19]
SA_DQ[20]
SA_DQ[21]
SA_DQ[22]
SA_DQ[23]

SA_DQS[3]
SA_DQS[3]
SA_DM[3]

SA_DQ[24]
SA_DQ[25]
SA_DQ[26]
SA_DQ[27]
SA_DQ[28]
SA_DQ[29]
SA_DQ[30]
SA_DQ[31]

SA_DQS[4]
SA_DQS[4]
SA_DM[4]

SA_DQ[32]
SA_DQ[33]
SA_DQ[34]
SA_DQ[35]
SA_DQ[36]
SA_DQ[37]
SA_DQ[38]
SA_DQ[39]

SA_DQS[5]
SA_DQS[5]
SA_DM[5]

SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]

SA_DQS[6]
SA_DQS[6]
SA_DM[6]

SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]

SA_DQS[7]
SA_DQS[7]
SA_DM[7]

SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]

AK3 MEM_MA_DQS_H0
AJ3 MEM_MA_DQS_L0
AJ2 MEM_MA_DM0

AH1 MEM_MA_DATA0
AJ4 MEM_MA_DATA1
AL2 MEM_MA_DATA2
AL1 MEM_MA_DATA3
AG2 MEM_MA_DATA4
AH2 MEM_MA_DATA5
AK1 MEM_MA_DATA6
AK2 MEM_MA_DATA7

AP2 MEM_MA_DQS_H1
AP3 MEM_MA_DQS_L1
AN1 MEM_MA_DM1

AN3 MEM_MA_DATA8
AN2 MEM_MA_DATA9
AR3 MEM_MA_DATA10
AR2 MEM_MA_DATA11
AM3 MEM_MA_DATA12
AM2 MEM_MA_DATA13
AP1 MEM_MA_DATA14
AR4 MEM_MA_DATA15

AJ4 MEM_MA_DQS_H2
AJ3 MEM_MA_DQS_L2
AU1 MEM_MA_DM2

AT4 MEM_MA_DATA16
AU2 MEM_MA_DATA17
AU3 MEM_MA_DATA18
AU4 MEM_MA_DATA19
AT3 MEM_MA_DATA20
AT1 MEM_MA_DATA21
AV2 MEM_MA_DATA22
AV4 MEM_MA_DATA23

AV6 MEM_MA_DQS_H3
AV6 MEM_MA_DQS_L3
AV6 MEM_MA_DM3

AW5 MEM_MA_DATA24
AY5 MEM_MA_DATA25
AU8 MEM_MA_DATA26
AU8 MEM_MA_DATA27
AU5 MEM_MA_DATA28
AV5 MEM_MA_DATA29
AV7 MEM_MA_DATA30
AW7 MEM_MA_DATA31

AR28 MEM_MA_DQS_H4
AT29 MEM_MA_DQS_L4
AN29 MEM_MA_DM4

AN27 MEM_MA_DATA32
AT28 MEM_MA_DATA33
AP28 MEM_MA_DATA34
AP30 MEM_MA_DATA35
AN26 MEM_MA_DATA36
AR27 MEM_MA_DATA37
AR29 MEM_MA_DATA38
AN30 MEM_MA_DATA39

AV32 MEM_MA_DQS_H5
AV32 MEM_MA_DQS_L5
AW31 MEM_MA_DM5

AJ30 MEM_MA_DATA40
AU31 MEM_MA_DATA41
AV33 MEM_MA_DATA42
AU34 MEM_MA_DATA43
AV30 MEM_MA_DATA44
AV30 MEM_MA_DATA45
AU33 MEM_MA_DATA46
AW33 MEM_MA_DATA47

AW36 MEM_MA_DQS_H6
AV35 MEM_MA_DQS_L6
AU35 MEM_MA_DM6

AW35 MEM_MA_DATA48
AY35 MEM_MA_DATA49
AV37 MEM_MA_DATA50
AU37 MEM_MA_DATA51
AY34 MEM_MA_DATA52
AW34 MEM_MA_DATA53
AV36 MEM_MA_DATA54
AW37 MEM_MA_DATA55

AR39 MEM_MA_DQS_H7
AR38 MEM_MA_DQS_L7
AT38 MEM_MA_DM7

AT39 MEM_MA_DATA56
AT40 MEM_MA_DATA57
AN38 MEM_MA_DATA58
AN39 MEM_MA_DATA59
AU38 MEM_MA_DATA60
AU39 MEM_MA_DATA61
AP39 MEM_MA_DATA62
AP40 MEM_MA_DATA63

N12-156A010-F02



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size Custom	Document Description CPU-Memory CH-A	Rev V10
Date: Wednesday, August 19, 2009	Sheet 7 of 53	

15,16 MEM_MB_DATA[63..0]

15,16 MEM_MB_ADD[15..0]

CPU1B

15,16 MEM_MB_WE_L

15,16 MEM_MB_CAS_L

15,16 MEM_MB_RAS_L

15,16 MEM_MB_BANK0

15,16 MEM_MB_BANK1

15,16 MEM_MB_BANK2

15 MEM_MB_CS_L0

15 MEM_MB_CS_L1

16 MEM_MB_CS_L2

16 MEM_MB_CS_L3

15 MEM_MB_CKE0

15 MEM_MB_CKE1

16 MEM_MB_CKE2

16 MEM_MB_CKE3

15 MEM_MB_ODT0

15 MEM_MB_ODT1

16 MEM_MB_ODT2

16 MEM_MB_ODT3

15 MEM_MB_CLK_H0

15 MEM_MB_CLK_L0

15 MEM_MB_CLK_H1

15 MEM_MB_CLK_L1

16 MEM_MB_CLK_H2

16 MEM_MB_CLK_L2

16 MEM_MB_CLK_H3

16 MEM_MB_CLK_L3

MEM_MB_ADD0 AU20
MEM_MB_ADD1 AU18
MEM_MB_ADD2 AV18
MEM_MB_ADD3 AU17
MEM_MB_ADD4 AY18
MEM_MB_ADD5 AV17
MEM_MB_ADD6 AW17
MEM_MB_ADD7 AU16
MEM_MB_ADD8 AT17
MEM_MB_ADD9 AY16
MEM_MB_ADD10 AY25
MEM_MB_ADD11 AW16
MEM_MB_ADD12 AW15
MEM_MB_ADD13 AW28
MEM_MB_ADD14 AY12
MEM_MB_ADD15 AV11
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]

MEM_MB_WE_L AU26
MEM_MB_CAS_L AW27
MEM_MB_RAS_L AW26
SB_WE*
SB_CAS*
SB_RAS*

MEM_MB_BANK0 AU25
MEM_MB_BANK1 AW25
MEM_MB_BANK2 AV12
SB_BA[0]
SB_BA[1]
SB_BA[2]

MEM_MB_CS_L0 AY27
MEM_MB_CS_L1 AW29
MEM_MB_CS_L2 AV26
MEM_MB_CS_L3 AV29
SB_CS[0]*
SB_CS[1]*
SB_CS[2]*
SB_CS[3]*

MEM_MB_CKE0 AW8
MEM_MB_CKE1 AY9
MEM_MB_CKE2 AU9
MEM_MB_CKE3 AV9
SB_CKE[0]
SB_CKE[1]
SB_CKE[2]
SB_CKE[3]

MEM_MB_ODT0 AU27
MEM_MB_ODT1 AU29
MEM_MB_ODT2 AW27
MEM_MB_ODT3 AU28
SB_ODT[0]
SB_ODT[1]
SB_ODT[2]
SB_ODT[3]

MEM_MB_CLK_H0 AR17
MEM_MB_CLK_L0 AR16
MEM_MB_CLK_H1 AT15
MEM_MB_CLK_L1 AR15
MEM_MB_CLK_H2 AN17
MEM_MB_CLK_L2 AN16
MEM_MB_CLK_H3 AR19
MEM_MB_CLK_L3 AR18
SB_CK[0]
SB_CK[1]
SB_CK[1]*
SB_CK[2]
SB_CK[2]*
SB_CK[3]
SB_CK[3]*

AM23
AM24
AL24
AK24
SB_CS[4]*
SB_CS[5]*
SB_CS[6]*
SB_CS[7]*

AR14
AR13
SB_DQS[8]
SB_DQS[8]*

AR12
AT13
AN15
AP14
AM12
AN12
AN14
AP13
SB_ECC_CB[0]
SB_ECC_CB[1]
SB_ECC_CB[2]
SB_ECC_CB[3]
SB_ECC_CB[4]
SB_ECC_CB[5]
SB_ECC_CB[6]
SB_ECC_CB[7]

DDR_B

2 OF 12

SB_DQS[0]
SB_DQS[0]*
SB_DM[0]

SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]

SB_DQS[1]
SB_DQS[1]*
SB_DM[1]

SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]

SB_DQS[2]
SB_DQS[2]*
SB_DM[2]

SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]

SB_DQS[3]
SB_DQS[3]*
SB_DM[3]

SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]

SB_DQS[4]
SB_DQS[4]*
SB_DM[4]

SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]

SB_DQS[5]
SB_DQS[5]*
SB_DM[5]

SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]

SB_DQS[6]
SB_DQS[6]*
SB_DM[6]

SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]

SB_DQS[7]
SB_DQS[7]*
SB_DM[7]

SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]

AF4
AE5
AE4

AD7
AD6
AH8
AJ8
AC7
AC6
AE5
AE6

AH6
AJ5
AH4

AG5
AH7
AK6
AL4
AG6
AG4
AJ7
AK7

AN6
AM6
AM7

AL6
AN5
AP6
AR5
AL5
AM4
AN7
AP5

AR8
AP8
AT7

AT6
AR7
AR9
AM8
AN8
AR6
AL8
AT9

AT25
AR24
AN24

AN23
AP23
AR25
AR26
AT23
AP22
AP25
AT26

AP32
AR32
AN32

AT32
AP31
AR33
AM32
AT31
AR31
AR34
AT33

AR36
AR37
AM33

AR35
AT36
AN33
AP36
AP34
AT35
AN34
AP37

AL37
AM36
AK35

AL35
AM35
AJ36
AJ37
AN35
AM34
AJ35
AL36

MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DM0

MEM_MB_DATA0
MEM_MB_DATA1
MEM_MB_DATA2
MEM_MB_DATA3
MEM_MB_DATA4
MEM_MB_DATA5
MEM_MB_DATA6
MEM_MB_DATA7

MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DM1

MEM_MB_DATA8
MEM_MB_DATA9
MEM_MB_DATA10
MEM_MB_DATA11
MEM_MB_DATA12
MEM_MB_DATA13
MEM_MB_DATA14
MEM_MB_DATA15

MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DM2

MEM_MB_DATA16
MEM_MB_DATA17
MEM_MB_DATA18
MEM_MB_DATA19
MEM_MB_DATA20
MEM_MB_DATA21
MEM_MB_DATA22
MEM_MB_DATA23

MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DM3

MEM_MB_DATA24
MEM_MB_DATA25
MEM_MB_DATA26
MEM_MB_DATA27
MEM_MB_DATA28
MEM_MB_DATA29
MEM_MB_DATA30
MEM_MB_DATA31

MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DM4

MEM_MB_DATA32
MEM_MB_DATA33
MEM_MB_DATA34
MEM_MB_DATA35
MEM_MB_DATA36
MEM_MB_DATA37
MEM_MB_DATA38
MEM_MB_DATA39

MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DM5

MEM_MB_DATA40
MEM_MB_DATA41
MEM_MB_DATA42
MEM_MB_DATA43
MEM_MB_DATA44
MEM_MB_DATA45
MEM_MB_DATA46
MEM_MB_DATA47

MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DM6

MEM_MB_DATA48
MEM_MB_DATA49
MEM_MB_DATA50
MEM_MB_DATA51
MEM_MB_DATA52
MEM_MB_DATA53
MEM_MB_DATA54
MEM_MB_DATA55

MEM_MB_DQS_H7
MEM_MB_DQS_L7
MEM_MB_DM7

MEM_MB_DATA56
MEM_MB_DATA57
MEM_MB_DATA58
MEM_MB_DATA59
MEM_MB_DATA60
MEM_MB_DATA61
MEM_MB_DATA62
MEM_MB_DATA63

MEM_MB_DQS_H0 15,16
MEM_MB_DQS_L0 15,16
MEM_MB_DM0 15,16

MEM_MB_DATA0
MEM_MB_DATA1
MEM_MB_DATA2
MEM_MB_DATA3
MEM_MB_DATA4
MEM_MB_DATA5
MEM_MB_DATA6
MEM_MB_DATA7

MEM_MB_DQS_H1 15,16
MEM_MB_DQS_L1 15,16
MEM_MB_DM1 15,16

MEM_MB_DATA8
MEM_MB_DATA9
MEM_MB_DATA10
MEM_MB_DATA11
MEM_MB_DATA12
MEM_MB_DATA13
MEM_MB_DATA14
MEM_MB_DATA15

MEM_MB_DQS_H2 15,16
MEM_MB_DQS_L2 15,16
MEM_MB_DM2 15,16

MEM_MB_DATA16
MEM_MB_DATA17
MEM_MB_DATA18
MEM_MB_DATA19
MEM_MB_DATA20
MEM_MB_DATA21
MEM_MB_DATA22
MEM_MB_DATA23

MEM_MB_DQS_H3 15,16
MEM_MB_DQS_L3 15,16
MEM_MB_DM3 15,16

MEM_MB_DATA24
MEM_MB_DATA25
MEM_MB_DATA26
MEM_MB_DATA27
MEM_MB_DATA28
MEM_MB_DATA29
MEM_MB_DATA30
MEM_MB_DATA31

MEM_MB_DQS_H4 15,16
MEM_MB_DQS_L4 15,16
MEM_MB_DM4 15,16

MEM_MB_DATA32
MEM_MB_DATA33
MEM_MB_DATA34
MEM_MB_DATA35
MEM_MB_DATA36
MEM_MB_DATA37
MEM_MB_DATA38
MEM_MB_DATA39

MEM_MB_DQS_H5 15,16
MEM_MB_DQS_L5 15,16
MEM_MB_DM5 15,16

MEM_MB_DATA40
MEM_MB_DATA41
MEM_MB_DATA42
MEM_MB_DATA43
MEM_MB_DATA44
MEM_MB_DATA45
MEM_MB_DATA46
MEM_MB_DATA47

MEM_MB_DQS_H6 15,16
MEM_MB_DQS_L6 15,16
MEM_MB_DM6 15,16

MEM_MB_DATA48
MEM_MB_DATA49
MEM_MB_DATA50
MEM_MB_DATA51
MEM_MB_DATA52
MEM_MB_DATA53
MEM_MB_DATA54
MEM_MB_DATA55

MEM_MB_DQS_H7 15,16
MEM_MB_DQS_L7 15,16
MEM_MB_DM7 15,16


MEM_MB_DATA56
MEM_MB_DATA57
MEM_MB_DATA58
MEM_MB_DATA59
MEM_MB_DATA60
MEM_MB_DATA61
MEM_MB_DATA62
MEM_MB_DATA63



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B


Size	Document Description	Rev
Custom	CPU-Memory CH-B	V10
Date: Wednesday, August 19, 2009		Sheet 8 of 53



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	CPU-PEG/DMI	V10
Date: Wednesday, August 19, 2009	Sheet 9 of 53	



Processor C-State Power Specifications

Package C-State ¹	130W	95W	80W ²	60W ³	38W
C1E	35 W	30 W	30/40 W	22 W	16 W
C3	30 W	26 W	26/35 W	18 W	12 W
C6	12 W	10 W	10/15 W	8 W	8 W

Notes:

- Specifications are at T_{case} = 50C with all cores in the specified C-State.
- Standard/Basic SKUs.
- Applies to Low Power SKU and Intel® Xeon® Processor L5518.





Processor Core Active and Idle Mode DC Voltage and Current Specifications

Symbol	Parameter	Min	Typ	Max	Unit
VID	VID Range	0.6500		1.4000	V
V _{CC}	V _{CC} for processor core	See Table 36 and Figure 12			V
V _{CC,BOOT}	Default V _{CC} voltage for initial power up	-	1.10	-	V
I _{CC}	2009A FMB I _{CC} ; for Havendale and Clarkdale processors support	-	-	75	A
I _{CC}	2009B FMB I _{CC} ; for Lynnfield, Havendale, and Clarkdale processors support	-	-	100	A
I _{CC_TDC}	2009A FMB Sustained I _{CC} ; recommended design target for Havendale and Clarkdale processors support	-	-	60	A
I _{CC_TDC}	2009B FMB Sustained I _{CC} ; recommended design target for supporting both Lynnfield, Havendale, and Clarkdale processors	-	-	90	A

Processor Absolute Minimum and Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{CC}	Processor Core voltage with respect to V _{SS}	-0.3	1.55	V
V _{TT}	Voltage for the memory controller and Shared Cache with respect to V _{SS}	-0.3	1.21	V
V _{DDQ}	Processor I/O supply voltage for DDR3 with respect to V _{SS}	-0.3	1.65	V
V _{CCPLL}	Processor PLL voltage with respect to V _{SS}	-0.3	1.98	V
V _{AXG}	Graphics voltage with respect to V _{SS}	-0.3	TBD	V
T _{STORAGE}	Storage temperature	-40	85	°C





Platform Design Guide DDR3 DIMM VREFDQ Change Summary

Option 1: Fixed DIMM VREFDQ Divider (Default Stuffing) – No Change

- Fixed voltage resistor divider placed on motherboard between channel A DIMM0 and B DIMM1 connectors
- Currently documented in latest platform design guide

Option 2: Programmable DIMM VREFDQ on motherboard – New Requirement

- Programmable divider placed next to option 1 on motherboard
- Digital potentiometer & op amp on motherboard, controlled by Ibex Peak SMBUS

Option 3: Processor Generated DIMM VREFDQ – New Requirement

- Intel investigating future processor VREFDQ generation to replace options 1 and 2.
- Route processor signal balls AF3 and AG3 to DIMM connectors
- Details will be added in next release of platform design guide

2DPC DDR3 DIMM VREFDQ Requirements


"Dale" Processor/Platform Details

- Processors don't have DIMM VREFDQ capability
- Platforms will use VREFDQ generated from fixed motherboard voltage divider

"Field" Processor/Platform Details

- Processors will generate and drive VREFDQ and override fixed motherboard voltage divider
- Feature won't be fully enabled until a future release of MRC.

- Current design will use fixed motherboard voltage dividers




- Populate Channel A and B fixed DIMM VREFDQ Voltage Dividers placed on motherboard next to DIMM connectors
- Route processor DIMM_VREF[A] and [B] signals to DIMM connector VREFDQ pins
- Leave programmable DIMM VREFDQ circuit footprints on motherboard next to DIMM connectors

- Digital potentiometer and op-amp controlled by Ibex Peak SMBUS
- May be required at a later time if validation shows its needed




MICRO-STAR INT'L CO., LTD			
MS-7619-V10-20090819-B			
Size	Document Description	Rev	
C	CPU-GND	V10	
Date: Wednesday, August 19, 2009		Sheet	11 of 53


+CPU_VCCP-Decoupling





+CPU_GFX Decoupling



+CPU_VTT Decoupling



+1.5V_DDR3-Decoupling




MICRO-STAR INT'L CO.,LTD


MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	CPU-Decoupling	V10
Date: Wednesday, August 19, 2009		Sheet 12 of 53

DDRIII DIMM A1 (Revise History)



DDRIII DIMM A2 (Revise History)




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size Custom	Document Description Channel A DDR III DIMM 2	Rev V10
Date: Wednesday, August 19, 2009		Sheet 14 of 53

DDRIII DIMM_B1 (Revise History)




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size Custom	Document Description Channel B DDR III DIMM 3	Rev V10
Date: Wednesday, August 19, 2009	Sheet 15 of 53	


DDRIII DIMM_B2 (Revise History)



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B




Size Custom	Document Description Channel B DDR III DIMM 4	Rev V10
Date: Wednesday, August 19, 2009	Sheet 16 of 53	





MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	DIMM VREF (Option)	V10
Date: Wednesday, August 19, 2009	Sheet 17 of 53	




REF_0	CPU_0	CPU_1
0	133	133
1 (0.7~1.5V)	100	100



The Intel AT-d is enabled based on the combination of a functional straps on both the Ibox Peak and a soft strap bit found in the SPI Descriptor. The Functional resistor straps are required to be in place on the Ibox Peak to enable the Intel AT-d. The Soft Strap can then be used to disable Intel AT-d if a customer later decides to disable it after the motherboard has completed the physical manufacturing process.


-
- DMI AC coupling full voltage mode when pull-low
- Signal has a weak internal pull-up
- 19 PONT#2 \ll R642 X 1K4
- 19 PONT#3 \ll R601 X 4.7K/4
- Topblock swap override when pull-low
- Signal has a weak internal pull-up
- 3VSB
- 23 PCH_GPIO8 \ll PCH_GPIO8
- R597 X 10K/4
- R598 X 1K/4
- GPIOs do not pull low(check list)
- Integrated clock chip enable when pull-low
- Signal has a weak internal pull-up
- 23 PCH_GPIO27 \ll PCH_GPIO27
- R578 X 1K/4
- GPIO27 do not pull low(check list)
- OD PLL VR enable when pull-low
- Signal has a weak internal pull-up
- 22 INT3_3V# \ll R586 X 1K/4
- Configurable CPU option stronger if low
- Signal has a weak internal pull-up
- ## REQUIRED STRAPS
- 3VSB
- 23.34 AZ_SDOUT \ll R661 X 1K/4
- NAND VCCQ PWR WELL POWERED BY CORE WHEN LOW;
EPW WHEN HI
- Signal has a weak internal pull-up
- 23.34 AZ_SYNC \ll R662 X 1K/4
- OD PLL VR SUPPLY SEL
1.8V SUPPLY WHEN LOW
1.5V SUPPLY WHEN HI
- Signal has a weak internal pull-up
- DANBURY (ANTI-THEFT) TECHNOLOGY ENABLE WHEN HI
- VCONAND
- VCC3
- 31 NVR_CLE \ll R466 X 10K/4
- 31 NVR_ALE \ll R472 X 10K/4
- R467 X 4.7K/4
- R471 X 04
- R458 X 04
- DMI TERMINATION VOLTAGE DC COUP: TX/RX
TO VCC IS SAMPLED HI
- Signal has a weak internal pull-up
- 23.49 SPKR \ll R538 X 1K/4
- VBAT
- Demo board 390Kohm
- 22 PCH_INTVRMEM \ll R646 X 390K/4
- R632 X 1K/4



Flexible Display Interface

The Flexible Display Interface (Intel® FDI) is a bus technology that utilizes differential signaling to transport display data from a pixel source Havendale to a sink Ibex Peak. There are two Flexible Display Interface channels- A and B which are independently controlled. Each channel from Havendale include 4 Tx differential pairs comprising the data link, used for transporting pixel and framing data from the display engine. Two single-ended LineSync and FrameSync inputs. Single-ended DISP_INT is used for interrupts from sink (Ibex Peak) to source (Havendale).

SPI FLASH ROM




Intel® Management Engine Overview

The Intel® Management Engine is an integrated part of Ibex Peak. It operates by loading firmware code from SPI flash and executing it in memory. This firmware code allows the Intel® Management Engine to perform a variety of security and management related functions. Intel® Management Engine operates independent of the host processor and its execution capabilities are securely isolated from the main system's BIOS execution flow. This allows the Intel® Management Engine to operate as part of the Trusted Platform Environment, as well as independent of platform power states.

In the highest power state of the platform, S0, the Intel® Management Engine operates in the manageability power state M0. It pulls firmware code from SPI flash into main system memory, then inputs the utilized code through a caching algorithm so that it can more efficiently operate out of dedicated, protected SRAM internal to Ibex Peak, reducing the number of transactions with main memory and the memory controller inside the processor.


In lower power states, S3-S5, the Intel® Management Engine operates in manageability power state M3. It executes code exclusively off dedicated, protected SRAM in Ibex Peak, requiring neither main memory nor the memory controller inside the processor to be powered.

Figure 24-2. Intel® Management Engine System Voltage Regulator Control Block Diagram



If having question, refer to chapter 24 of 376563_Piketon/Kings Creek and Foxhollow Platform Design Guide

Ibex Peak Intel® Management Engine High-Level Block Diagram











Descriptor Master Region

The master region defines read and write access setting for each region of the SPI device. The master region recognizes three masters: BIOS, Gigabit Ethernet, and Management Engine. Each master is only allowed to do direct reads of its primary regions.

Region Access Control Table



Master Read/Write Access			
Region	CPU and BIOS	ME	GbE Controller
Descriptor	N/A	N/A	N/A
BIOS	CPU and BIOS can always read from and write to BIOS Region	Read / Write	Read / Write
Management Engine	Read / Write	ME can always read from and write to ME Region	Read / Write
Gigabit Ethernet	Read / Write	Read / Write	GbE software can always read from and write to GbE region
Platform Data Region	N/A	N/A	N/A

SATA connector



4.19 THERMAL AND FAN CONTROL

- Intel QST thermal management
 - PWM outputs and tachometer inputs for all fans.
 - PECI support
 - PROCHOT# and THERMTRIP# monitoring by SIO




Name	Type	Description
SLOAD /GPIO38	OD O	<p>SGPIO Load: The controller drives a '1' at the rising edge of SCLK to indicate either the start or end of a bit stream. A 4-bit vendor specific pattern will be transmitted right after the signal assertion.</p> <p>If SGPIO interface is not used, this signal can be used as a GPIO.</p>

SGPIO Signals

During reset all SGP pins will be in tri-state state. The interface will continue to be in tri-state state until the first transmission occurs when software programs will enable the transmit buffer and send the transmit bit 0. When the SAT0 Host controller will initiate the transmission by driving SCLK and at the same time drive the SLOAD to '0' prior to the actual bit stream transmission. The Host will drive SLOAD low for at least 5 SCLK then only start the bit stream by driving the SLOAD to high. SLOAD will be driven high for 1 SCLK follow by vendor specific pattern that is default to "0000". If software has yet to program the value. A total of 21-bit stream from 7 ports (Port0, Port1, Port2, Port3, Port4 Port5 and Port6) of 3-bit per port LED message will be transmitted on SDATAOUT pin after the SLOAD is driven high for 1 SCLK. Only 3 ports (Port4, Port5 and Port6) of 9 bit total LED message follow by 12 bits of tri-state value will be transmitted out on SDATAOUT1 pin.



MICRO-STAR INT'L CO.,LTD			
MS-7619-V10-20090819-B			
Size C	Document Description PCH-SATA/HOST/FAN/GPIO		Rev V10
Date: Wednesday, August 19, 2009		Sheet 22	of 53



SLP_LAN# Usage Model


SLP_LAN# is a signal on IbeX Peak which indicates when the Intel LAN PHY device must be powered. This pin should be connected to a power switch to control the 3.3V and any other externally supplied voltages to the external Intel LAN PHY. SLP_LAN# is always deasserted when SLP_S3# and/or SLP_M# is deasserted. SLP_LAN# can also be configured by ME FW or host BIOS to indicate when the Intel LAN PHY should be powered in S3-S5 to support WOL (Host or ME).

Name	Type	Description
GPIO57/TPM_PP	I	Used to indicate TPM Physical Presence to the Management Engine, when pulled high.


Name	Type	Description	
SUSCLK / GPIO62	O	Suspend Clock: This clock is an output of the RTC generator circuit to use by other chips for refresh clock. Pin may also be used as GPIO62.	
Signal	Usage	When Sampled	Comment
SPI_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.

Name	Type	Tolerance	Power Well	Default	Blink Capability	Description
GPIO13	I/O	3.3 V	Suspend	GPI	Yes	Multiplexed with HDA_DOCK_RST# (Mobile Only) (Note 4)
GPIO28	I/O	3.3 V	Suspend	GPI	Yes	Unmultiplexed
GPIO57	I/O	3.3 V	Suspend	GPI	No	Unmultiplexed
GPIO62	I/O	3.3 V	Suspend	Native	No	Multiplexed with SUSCLK


WW13, 2009






Resistor Stuffing Options				
PCH Pin	RefDes	Pre-Production Systems		Production Systems
TDO	R1	No Stuff	200 Ohms ¹	No Stuff
	R2	No Stuff	100 Ohms ¹	No Stuff
	R10	No Stuff	No Stuff	51 Ohms
	R3	200 Ohms	200 Ohms	No Stuff
TMS	R4	100 Ohms	100 Ohms	No Stuff
	R11	No Stuff	No Stuff	51 Ohms
TDI	R5	200 Ohms	200 Ohms	No Stuff
	R6	100 Ohms	100 Ohms	No Stuff
TCK	R12	No Stuff	No Stuff	51 Ohms
	R7	51 Ohms	51 Ohms	51 Ohms
TRST#	R8	20K Ohms	20K Ohms	No Stuff
	R9	10K Ohms	10K Ohms	No Stuff
	R13	No Stuff	No Stuff	51 Ohms



PCH MEPWROK



SLP_M



Disable ME in Manufacturing Mode (GPIO33 Pull Down 1K)

ITPM_ENB(SPI_MOSI)
0= Disable iTPM(floating)
1=Enable iTPM

C504 X.C1U18Y3

R681 MS-7557 OTS 100K1%0402RH


MSI

MICRO-STAR INT'L CO.,LTD










MS-7619-V10-20090819-B

Doc: Wednesday, August 19, 2009

Sheet 23 of 53






PCH decoupling cap




5VREF & 5VREF_SUS Sequencing Circuit

5VREF must be powered up before VCC3 or after VCC3 within 0.7V. Also, 5VREF must power down after VCC3 or before VCC3 within 0.7V. This rule is also applies to 5VREF_SUS and 3VSB. However, the 3VSB is derived from the 5VSB on the power supply thru a voltage regulator and therefore, they can satisfy the requirement.



Populate for external LC filter.




Populate for internal LC filter.



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	PCH-DECOUPLING	V10
Date: Wednesday, August 19, 2009	Sheet 26 of 53	




F71889F

F71889F-F-RH


Parameter	Typ	Unit
Main Supply Average Current	5	mA
Main Supply Standby Current	2.5	mA
Standby Supply Average Current	1.0	mA
Battery Supply Current	0.24	uA

	Status	Result
R414	stuff	doesn't stuff
R416	doesn't stuff	stuff

FLOPPY CONNECTOR




Thermal Resistor




RT5 must be under the CPU socket

LPC I/O STRAPPING RESISTOR




PS2 KEYBOARD & MOUSE CONNECTOR




•BJT clamp forces RSMRST# assertion when 5VSTBY falls to ~ 4.5V. Circuit does not monitor VccSUS directly, but will trip RSMRST# before VccSUS drops below ~ 2.9V.

PCI Express X16 Slot (Revise History)



SLOT-PCI164P_BLACK-1PITCH-RH
N11-1640781-F02




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	PCIE X16 SLOT	V10
Date: Wednesday, August 19, 2009		Sheet 28 of 53

TPM 1.2

PN: B0C-0963532-IX4



1.17 PP Pin

This pin should be connected to a jumper. The standard position of the jumper should connect the pin to GND. If the pin is connected to VDD, some special commands are enabled (for instance, the Force_Clear command, also refer to [6]). If the physical presence feature is not used on the platform, the pin can be left unconnected (it has an internal pull-down).



Trusted Platform Module (TPM) Overview

Trusted Platform Module(s) (TPM) are a Trusted Computing Group (TCG) low cost security solution to increase confidence on system security. The TPM is a device that resides on the motherboard and is connected to Ibex Peak using the Low Pin Count (LPC) bus to communicate with the rest of the platform.

Today most protection against computer viruses and unauthorized intrusions consists of adding and updating software that installs outer barriers and surveillance tools. The goal of Safer Computing is to go much deeper, integrating a level of trust into the actual hardware and pre-operating system environments. Applications intended for e-business are based on trust in the communication partner and the reliability of the connection.


The objective of the TPM is to establish a baseline of platform integrity and enhance system security. TPMs are available from several integrated circuit vendors in the form of a silicon component and accompanying software. When integrated into the PC, a TPM provides protected storage of platform data allowing for platform-level authentication toward the goal of making data files, transactions and communication more trustworthy.

TPM 1.2 / Intel® Ibex Peak Block Diagram




MICRO-STAR INT'L CO.,LTD		
MS-7619-V10-20090819-B		
Size B	Document Description	Rev V10
TPM		
Date: Wednesday, August 19, 2009	Sheet 29	of 53

PCI EXPRESS x1-PORT1



PCI EXPRESS x1-PORT2




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	PCIE X1 SLOT	V10
Date: Wednesday, August 19, 2009		Sheet 30 of 53


PCI SLOT 1 (PCI VER: 2.2 COMPLY)




N11-1200171-F02 (MS-7541)

IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS



MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size	Document Description	Rev
Custom	ONFI Slot & PCI Slot	V10
Date: Wednesday, August 19, 2009	Sheet 31 of 53	

LVR Power and Control Pins

Pin Name	Pin #	Type	Name and Function
CTRLIP2	7	Analog	Connect to the base of the PNP.
VCT	6	Analog	Regulator output; connect to 1.8 V dc supply and a center tap, 1 μ F capacitor.





Figure 16-20.82578 Power Sequencing





- Power up sequence: 3.3 V dc then 1.2 V dc.
- A minimum 3 ms delay is required from the time 3.3 V dc reaches 2.0 volts to 1.2 V dc reaching a steady state.
- Power down sequence 1.2 V dc then 3.3 V dc.

HANKSVILLE

Device	Market Segment	Product Code
82577LM	Corporate mobile and workstation	WG82577LM
82577LC	Consumer mobile	WG82577LC
82578DM	Corporate desktop and workstation	WG82578DM
82578DC	Consumer desktop	WG82578DC


Method of enabling/disabling features in SKUs		Performance Extended											
		Driver	Driver	MAC	PHY	PHY	Driver	Driver	Platform	Platform	Platform	BIOS	FW
Gigabit	Mobile (Capella)	Corporate	82577 for Corporate	10EA	X	X	X	X	X	X	X	X	X
	Consumer	Consumer	82577 for Consumer	10EB	X	X	X	X	X	X	X	X	X
Gigabit	Desktop (Pikeon)	Corporate	82578 for Corporate	10EF	X	X	X	X	X	X	X	X	X
	Consumer	Consumer	82578 for Consumer	10FD	X	X	X	X	X	X	X	X	X



Maximum Trace Lengths Based on Trace Geometry and Board Stackup¹

Dielectric Thickness (mils)	Dielectric Constant (DK) at 1 MHz	Width / Space / Width (mils)	Pair-to-Pair Space (mils)	Nominal Impedance (Ohms)	Impedance Tolerance (+/-%)	Maximum Trace Length (inches) ¹
2.7	4.05	4/10/4	19	95 ²	17 ²	3.5
2.7	4.05	4/10/4	19	95 ²	15 ²	4
2.7	4.05	4/10/4	19	95	10	5
3.3	4.1	4.2/9/4.2	23	100 ²	17 ²	4
3.3	4.1	4.2/9/4.2	23	100	15	4.6
3.3	4.1	4.2/9/4.2	23	100	10	6
4	4.2	5/9/5	28	100 ²	17 ²	4.5
4	4.2	5/9/5	28	100	15	5.3
4	4.2	5/9/5	28	100	10	7

- Notes:
- Longer MDI trace lengths may be achievable, but may make it more difficult to achieve IEEE conformance. Simulations have shown deviations as possible if traces are kept short. Longer traces are possible; use cost considerations and stackup tolerance for differential pairs to determine length requirements.
 - Deviations from 100 Ω nominal and/or tolerances greater than 15% decrease the maximum length for IEEE conformance.




Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
VDD33, AVDD33	3.3V Supply Voltage	-	2.97	3.3	3.63	V
DVDD12, AVDD12	1.2V Supply Voltage	-	1.0	1.05	1.09	V
EVDD12	1.2V Supply Voltage	-	1.0	1.05	1.09	V
I _{in}	Input Current	V _{in} = VDD33 or GND	0	-	0.5	μA
I _{cc33}	Average Operating Supply Current from 3.3V	At 1Gbps with heavy network traffic	-	58	-	mA
I _{cc12}	Average Operating Supply Current from 1.2V	At 1Gbps with heavy network traffic	-	289	-	mA


LED51-0	00	01	10	11
LED0	Tx/Rx	Tx/Rx	Tx	LNK10/ ACT
LED1	LNK1000	LNK10/ 100/1000	LNK	LNK1000/ ACT
LED2	LNK10	LNK10/ 100	Rx	FULL
LED3	LNK1000	LNK1000	FULL	LNK1000/ ACT

EEPROM RTL8168D.cfg
CONFIG1裡面的值,預設是CF 一共對應
四種模式

- 00 mode 填入 0F
- 01 mode 填入 4F
- 10 mode 填入 8F
- 11 mode 填入 CF











Line out the main function is to let the walkman connect to the external loudspeaker system. The main difference with Phone out are that Line out doesn't pass through the amplifying circuit, therefore the acoustic quality of the external loudspeaker system (must be power-supplied) is better than the one of Phone out. If there is the small loudspeaker without external power, it have to connect to Phone out.


N58-32F0011-S42 (MS-7541)



Video Connector






DVI level shifter




Parameter	Min	Typ	Max	Unit
Supply Voltage, VCC	3.0	3.3	3.6	V
Ambient Temperature	0		70	°C
Supply Current, Icc ¹		110	132	mA
Power Consumption ²		422	528	mW
Power down current ³		10	50	uA

FAN-COUNTROL CIRCUIT




R363, R368, R419, R420, R504, R505 must stuff




R382, R213, R483, R492, R502, R506 must stuff
 R660, R671 don't stuff


POWER CIRCUIT FOR USB PORT 10, 11




POWER CIRCUIT FOR USB PORT 4, 5




POWER CIRCUIT FOR USB PORT 2, 3




POWER CIRCUIT FOR USB PORT 6, 7



POWER CIRCUIT FOR USB PORT 8, 9



POWER CIRCUIT FOR USB PORT 0, 1




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size Custom	Document Description USB POWER	Rev V10
Date: Wednesday, August 19, 2009	Sheet 39 of 53	


REAR PANEL USB CONNECTOR FOR USB PORT 10,11

Trace lengths must be less 12 inches




REAR PANEL USB CONNECTOR FOR USB PORT 4,5

Trace lengths must be less 12 inches




FRONT PANEL USB CONNECTOR FOR USB PORT 8, 9

Trace lengths must be less 5 inches




REAR USB CONNECTOR FOR USB PORT 0,1

Trace lengths must be less 5 inches





FRONT PANEL USB CONNECTOR FOR USB PORT 2,3

Trace lengths must be less 5 inches








FRONT PANEL USB CONNECTOR FOR USB PORT 6,7

Trace lengths must be less 5 inches



5VDIMM FOR DDR



For power 700W solution
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B




Size	Document Description
Custom	ACPI Controller 5VDIMM PWROK

	Rev V10
--	------------



Date: Wednesday, August 19, 2009 Sheet 41 of 53



cpuvtt & pch vore wait 1.8v



For EMI




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B


Size	Document Description	Rev
Custom	ACPI Controller 3V_ME VCC1_8	V10
Date:	Wednesday, August 19, 2009	Sheet 42 of 53


PCH MEPWROK



+1.05V ME

PN: I32-080140C-I11



		MICRO-STAR INT'L CO.,LTD	
		MS-7619-V10-20090819-B	
Size B	Document Description	Rev V10	
	ME Power		
Date: Wednesday, August 19, 2009	Sheet 43 of 53		

20A




MS-7619-V10-20090819-B

Size Custom	Document Description DDR POWER - UPI6103_1-Phase	Rev V10
Date: Wednesday, August 19, 2009		Sheet 44 of 53

Signal Name	Description	Direction	Type
VTT	Processor power for the memory controller, shared cache and I/O (1.1 V).		PWR

CPU_VTT 30A

Iripple=8.28A
6.1*2*1=12.2A>8.28A




Because the PGOOD signal of U3 turns off too slow to keep energy, it connects to SLP_S3# to let turns off quickly and completely.

MICRO-STAR INT'L CO.,LTD
MS-7619-V10-20090819-B
 Size Custom Document Description
CPU_VTT - NCP1589A_1-Phase Rev V10
 Date: Wednesday, August 19, 2009 Sheet 45 of 53

5.5A+2.5A(VCCME)=8A

PCH Core



Ibex Peak Power Supply Range


Power Supply	Minimum	Nominal	Maximum
1.05V	1.00 V	1.05 V	1.10 V
1.5 V	1.43 V	1.50 V	1.58 V
1.8 V	1.71 V	1.80 V	1.89 V
3.3 V	3.14 V	3.30 V	3.47 V
5 V	4.75 V	5.00 V	5.25 V

Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=4.5\text{ V}, I_D=30\text{ A},$ SMD version	-	7.6	9.5	$m\Omega$
		$V_{GS}=10\text{ V}, I_D=30\text{ A},$ SMD version	-	4.9	5.9	




MICRO-STAR INT'L CO.,LTD			
MS-7619-V10-20090819-B			
Size Custom	Document Description PCH POWER - UPI6103_1-Phase		Rev V10
Date: Wednesday, August 19, 2009		Sheet 46	of 53

BOTTOM PAD
CONNECT TO GND
Through 8 VIAs




NCP5395 4Phase



Pin No.	Symbol	Description
13	IMON	0 to 1.1 V analog signal proportional to the output load current. VSN referenced Clamped to 1.1 Vmax

BOOST SUPPLY CURRENT

I_{VCCP_NORM} Standby Current	EN = V_{CC} , $V_{CCP} = 12\text{ V}$	–	–	2.5	mA
I_{BST1_SD} Standby Current	IN = V_{CCP} , $V_{CCP} = 12\text{ V}$	–	0.25	2.5	mA
I_{BST2_SD} Standby Current	IN = GND, $V_{CCP} = 12\text{ V}$	–	0.25	2.5	mA
I_{BST3_SD} Standby Current	IN = GND, $V_{CCP} = 12\text{ V}$	–	0.25	2.5	mA




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B

Size C	Document Description VRD11.1 - NCP5395 4Phase	Rev V10
Date: Wednesday, August 19, 2009	Sheet 48 of 53	

FRONT PANNEL

ATX POWER CONNECTOR




	Single color LED		Dual color LED	
	PLED	SLED	PLED	SLED
S0	H	L	H	L
S1/S3	Blinking	Blinking	L	H
S4/S5	L	L	L	L




MICRO-STAR INT'L CO.,LTD

MS-7619-V10-20090819-B


Size	Document Description	Rev
Custom	ATX PWR-Connector/LED	V10
Date: Wednesday, August 19, 2009		Sheet 49 of 53



PCB



P30-076190B-G37, 精成, 33, 崑山微盟廠 (MSIK)
P30-076190B-E48, 依頓, 33, 崑山微盟廠 (MSIK)




E31-0401634-K08




CPU SOCKET

CPU1_X1
CPU SOCKET




E21-7557010-F02


Simulation



Optical Fiducial Marks-120



Mounting Holes



MICRO-STAR INT'L CO.,LTD


MS-7619-V10-20090819-B

Size Custom Document Description
Manual & Option parts

Rev V10

Date: Wednesday, August 19, 2009

Sheet 51 of 53



寄件者: yumichen [yumichen@msi.com.tw]
寄件日期: 2009年4月15日 星期三 上午 11:37
收件者: jamescheng(程志鵬); lancelotsun(孫宏文)
主旨: FW: LGE IBX M/B spec

另外PCIEx16 & DDR3 用的slot料號如下

DDR3---N13-2400911-K06, N13-2400901-K06

PCIEx16--- [N11-1640221-L06](#)

Ver : 1.0

- 1. TOP text modify : for example V0B change to V10
- 2. DVI port of JVGA_DVI1: R73D43 change to R64D43 for production (only ring size modify)
- 3. JXDP1: remove BOT MASK
- 4. U25: pad width change form 9 mil to 8 mil
- 5. R7 change to 10K avoid RSMRST# abnormal actions
- 6. Add R748 (not stuff)between VREF_DQ_A and VREF_DQ_B for intel PDG rev1.5
- 7. For power consumption, remove R620, R608, R590
- 7. For Intel PDG rev1.5 stuff R324 R325

MSIS-RMA
羅覓林
20090930

MICRO-STAR INT'L CO.,LTD		
MS-7619-V10-20090819-B		
Size B	Document Description	Rev V10
History		
Date: Wednesday, August 19, 2009	Sheet 53 of 53	